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Magnetic tunnel junctions (MTJ’s) with low barrier magnets have been used to implement random number
generators (RNG’s) and it has recently been shown that such an MTJ connected to the drain of a conventional
transistor provides a three-terminal tunable RNG or a p-bit. In this letter we show how this p-bit can be used
to build a p-circuit that emulates a Bayesian network (BN), such that the correlations in real world variables
can be obtained from electrical measurements on the corresponding circuit nodes. The p-circuit design
proceeds in two steps: the BN is first translated into a behavioral model, called Probabilistic Spin Logic
(PSL), defined by dimensionless biasing (h) and interconnection (J) coefficients, which are then translated
into electronic circuit elements. As a benchmark example, we mimic a family tree of three generations and
show that the genetic relatedness calculated from a SPICE-compatible circuit simulator matches well-known
results.
Magnetic tunnel junctions (MTJ’s) with low barrier
magnets have been used to implement random number
generators (RNG’s)1–4 and it has recently been shown
that such an MTJ connected to the drain of a conven-
tional transistor provides a three-terminal tunable RNG
or a p-bit5 with applications to optimization6 and an en-
hanced type of Boolean logic, that is invertible7–10. In
this paper we show how this p-bit can be used to build
a p-circuit that emulates a Bayesian network (BN)11 de-
fined in terms of conditional probability tables (CPT)
that describe how each child node is influenced by its
parent nodes. BN’s are widely used to understand causal
relationships in real world problems such as forecast-
ing, diagnosis, automated vision, manufacturing control
and so on12. For deep and complicated networks where
each child node has many parent nodes, the computa-
tion of the joint probability becomes impractical13 and
different hardware implementations of BN’s have been
proposed14–22.
In this letter we present a systematic approach for
translating a BN into an electronic circuit such that
the stochastic node voltages mimic the real world vari-
ables whose correlations can be obtained from electri-
cal measurements on the corresponding circuit nodes.
The proposed electronic circuit and the hardware build-
ing blocks are based on present day Magnetoresistive
Random Access Memory (MRAM) technology whose
MTJs are built out of thermally unstable nanomagnets5
(Stochastic MRAM), obviating the need for the develop-
ment of a new device.
As a benchmark example, consider a BN (Fig. 1) con-
sisting of three generations of a family, where each child
(C) inherits half the genes from the father (F ) and the
other half from the mother (M), so that C = 0.5F+0.5M ,
where C, F and M can each be viewed as a bipolar ran-
dom variable: (−1,+1). A well-known concept in genet-
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ics is that of relatedness. For example, the relatedness
〈C1×C2〉 of two siblings, with the same parents is 50% :
〈C1×C2〉 = .25(〈F ×F 〉+ 〈F ×M〉+ 〈M ×F 〉+ 〈M ×
M〉) = .25(1 + 0 + 0 + 1) = 0.5. On the other hand two
cousins whose fathers are siblings have a relatedness of
only 12.5%: 〈C1×C2〉 = .25(〈F1× F2〉+ 〈F1×M2〉+
〈M1×F2〉+ 〈M1×M2〉) = .25(0.5 + 0 + 0 + 0) = 0.125.
Fig. 1b compares the well-known relatedness of differ-
ent family members (see for example, Ref.23) with that
calculated from a behavioral model which we call prob-
abilistic spin logic, PSL, and from a simulation of the
actual circuit using a SPICE-based circuit simulator.
The behavioral PSL model represents an intermedi-
ate step in the translation of BN’s to electronic circuits.
It is a network whose nodes are abstract p-bits denoted
by m (see Fig. 2) connected to other nodes and biased
through dimensionless constants J, h respectively. The p-
bits described by Eq. 1a is analogous to a binary stochas-
tic neuron and their interconnection described by Eq. 1b
is analogous to a synapse. The PSL model is then trans-
lated into a circuit model whose nodes are actual circuit
elements denoted by M connected to other nodes and bi-
ased through conductances G and voltages Vbias. Fig. 1b
shows that the relatedness from the PSL model (second
column) as well as that obtained from the SPICE model
(third column) agree well with the standard BN result
(first column), thus providing confidence that the cir-
cuits obtained following our procedure can be used to
study BN’s in general.
Genetic relatedness is a textbook concept that provides
a good benchmark for a hardware circuit emulator, but
the principles presented here can be used to emulate more
complicated BN’s as well, involving more complex CPT’s,
as well as more complex nodes with N > 2 parents, re-
flecting the presence of more than two factors influencing
the occurrence of an event.
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2Fig. 1. (a) An example Bayesian Network (BN) show-
ing three generations with children, parents and grandparents.
The grandparent generation has no explicit parents, but we
can introduce their correlations implicitly by making the sec-
ond set of grandparents (MM2,FM2,MF2,FF2) conditionally
dependent on the first set (FF1,MF1,FM1,MM1) as shown.
The rest of the nodes (C1, F1, M1, C2, F2, M2) are each
conditionally dependent on two parents. (b) Representa-
tive SPICE-results from the full hardware circuit of Fig. 4
when the circuit is set up so that FF1 ≈ FF2, MF1 ≈ MF2,
FM1 ≈ FM2, MM1 ≈ MM2. In this scenario, C1 and C2
are double cousins. (c) Relatedness of family members
calculated from three different models: a behavioral model,
PSL, a SPICE model for the corresponding circuit and the
well-known result from standard statistical arguments applied
to BN. Single, double and triple encirclements indicate a zero-
parent node, one parent node, and two parent node respec-
tively, as indicated in Fig. 2.
Fig. 2. Translating nodal information from BN to
PSL to circuit: Each node of a BN is described by a con-
ditional probability table (CPT), that of a PSL network is
described by dimensionless constants J, h, and that of cir-
cuit is described by conductances G and voltage Vbias. The
text describes how the CPT is translated to J, h and then to
G,Vbias for (a) zero-parent node, (b) one-parent node and (c)
two-parent node.
I. PROBABILISTIC SPIN LOGIC: BEHAVIORAL
MODEL
PSL is defined by two equations10 loosely analogous to
a neuron and a synapse. The former is a binary stochas-
tic neuron, or what we call a p-bit, whose output mi is
related to its dimensionless input Ii by the relation
mi(t+ ∆t) = sgn
(
rand(−1, 1) + tanh Ii(t)
)
(1a)
where rand (−1,+1) is a random number uniformly dis-
tributed between −1 and +1, and t is the normalized
time unit. The synapse generates the input Ii from a
weighted sum of the states of other p-bits according to
the relation
Ii(t) = I0
(
hi(t) +
∑
j
Jijmj
)
(1b)
where, hi is the on-site bias and Jij is the weight of the
coupling from jth p-bit to ith p-bit.
3II. FROM BN NODES TO PSL NODES
To relate Ii to the conditional probability Pi for mi to
be 1, we note from Eq. 1a that the average value of mi
is tanh(Ii) and this must equal Pi × (+1) + (1 − Pi) ×
(−1)=2Pi − 1. Making use of Eq. 1b we can write
I0(hi +
∑
j
Jijmj) = tanh
−1(2Pi − 1) (2)
We use this relation to translate the Pi from the CPT into
J, h in the PSL model, but the details differ depending
on the number of “parents” of node i (Fig. 2).
Nodes with no parents have no connecting weights Jij ,
only a bias hi which is related to the specified conditional
probability pi by hi = (1/I0) tanh
−1(2pi−1). Nodes with
one parent have one connecting weight Jij , and a bias hi
which can be obtained from the two specified conditional
probabilities qi, ri from the equations
hi + Ji1(+1) =
1
I0
tanh−1(2qi − 1) (3a)
hi + Ji1(−1) = 1
I0
tanh−1(2ri − 1) (3b)
Nodes with two parents have two connecting weights
Ji1, Ji2, and a bias hi but there are four equations for
these three unknowns. All equations can be satisfied si-
multaneously only if the equations are not linearly inde-
pendent. If they are independent then an auxiliary node
X is introduced so that:
hi + Ji1(+1) + Ji2(+1) + JiXmX =
1
I0
tanh−1(2si − 1) (4a)
hi + Ji1(−1) + Ji2(+1) + JiXmX = 1
I0
tanh−1(2ti − 1) (4b)
hi + Ji1(+1) + Ji2(−1) + JiXmX = 1
I0
tanh−1(2ui − 1) (4c)
hi + Ji1(−1) + Ji2(−1) + JiXmX = t = 1
I0
tanh−1(2vi − 1) (4d)
where mX = tanh(hX + JX1m1 + JX2m2) with the par-
ents m1,m2 equal to (±1,±1) as appropriate for the four
equations. One possibility is to choose hX , JX1, JX2 such
that mX = m1 ∩m2 and then select the four remaining
unknowns hi, Ji1, Ji2, JiX to satisfy Eqs. 4.
Nodes with N parents have a total of (N + 1) un-
knowns, but there are 2N equations to satisfy. Depend-
ing on the number of linearly independent equations, it
is necessary to introduce the appropriate number of aux-
iliary variables. In this letter we will only present results
for the BN in Fig. 1 which includes nodes with a max-
imum of N = 2 parents. Moreover, the CPT for the
2-parent nodes is assumed to be of the form t = u = 0.5,
s = 1−ε and v = ε, ε being a small number introduced to
avoid the singularities associated with the tanh function.
With this CPT, no auxiliary node (X) is needed.
L
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Fig. 3. Circuit implementation of building block:The
circuit Eqs. 5 can be mapped onto the PSL Eqs. 1 using Eqs. 6
as described in the text. The circuit node Mi is defined to
include the transimpedance amplifier along with the p-bit.
The details of the embedded MRAM based p-bit are discussed
in the text.
III. FROM PSL NODES TO CIRCUIT NODES
To translate the PSL into a circuit we use the embed-
ded MTJ10 whose output is related to its input by the
relation
Vout,i =
VDD
2
sgn
(
rand(−1,+1) + tanhVin,i
V0
)
(5a)
where ±VDD/2 are the supply voltages, and V0 is a pa-
rameter (∼ 50 mV) describing the width of the sigmoidal
response. Although V0 is a fitting parameter for the tanh
function, it captures the actual sigmoidal response of the
MTJ unit quite well. Even if there is a slight devia-
tion with the tanh function due to the skewness of the
MTJ response, it will not cause a noticeable difference
in the output since PSL is quite robust against noise10.
The output voltages are connected back through con-
ductances G with a transimpedance amplifier having a
feedback resistor Rf , so that (see Fig. 3)
Vin,i = Vbias,iGbRf +
∑
j
Vout,jGijRf (5b)
Eqs. 5 can be mapped onto the PSL Eqs. 1 by defining
mi =
Vout,i
VDD/2
, Ii =
Vin,i
V0
(6a)
hi =
Vbias,i
VDD/2
, Jij =
Gij
Gb
, I0 = GbRf
VDD
2V0
(6b)
4Fig. 4. SPICE simulation of the full circuit designed
to mimic the Bayesian network in Fig. 1a. (a) Circuit dia-
gram, (b) Typical stochastic nodal voltages from which nodal
correlations can be obtained using an XNOR gate and a long
time constant RC circuit. In the present example, the follow-
ing parameters are used: The RC circuit uses R = 200 kΩ,
C=200 fF, Rf = 150 kΩ and I0 = 1 with dimensionless
weights Jij = J0 = 2.3026 which are then used to obtain
conductances Gij from Eq. 6. A simulation time of 1 ps is
used in HSPICE that combines the self-consistent stochastic
LLG with Predictive Technology models (PTM)28 as in5. All
transistors use the 14nm HP-FinFET node with minimum fin
numbers (nfin=1). The XNOR gate is designed as a standard
14 transistor CMOS circuit, inverting an XOR output.
IV. SPICE-BASED P-BIT MODEL
In order to design the basic building block for the
BN based on Eq. 5a, we are following the p-bit de-
sign in Ref.5 that describes an embedded MTJ struc-
ture with a stochastic nanomagnet. We consider the
weight logic in Eq. 1b to be implemented using ideal tran-
simpedance amplifier with resistors10 though a capaci-
tive network with a more compact implementation could
also be used to implement the weighted sum operation24.
We use the same parameters for the p-bit as in5: A cir-
cular (stochastic) in-plane nanomagnet with negligible
uniaxial anisotropy (HK ∼ 0)25,26, damping coefficient
for the nanomagnet α = 0.01, saturation magnetization
Ms = 1100 emu/cc, with a free layer diameter 22 nm
and a thickness of 2 nm. A Tunneling Magnetoresistance
(TMR) value of 110% is used based on27. The MTJ
conductance is assumed to be bias-independent and is
given by G(t) = G0
[
1 +mz(t) TMR/(2 + TMR)
]
, where
mz(t) is provided to the model by a self-consistent so-
lution of the sLLG (stochastic Landau-Lifshitz-Gilbert
equation) solver. The device operation is based on the
control of the transistor conductance through the input
voltage. The non-linear transistor characteristics with
respect to drain, gate and source voltages are captured
in simulation by the 14 nm HP-FinFET node from the
Predictive Technology Models (PTM)28. When the tran-
sistor conductance is much greater or less than the MTJ
conductance, the output shows little noise but when the
MTJ conductance is matched to the transistor ON re-
sistance around Vin,i=0, there are large fluctuations at
the output. In Fig. 3, each circular dot in the sigmoid
is obtained by averaging 1 µs response of the stochas-
tic output and the dashed lines show a (tanh) fit with
a V0 = 50 mV. The solid lines are obtained by sweep-
ing the input voltage rail-to-rail in 100 ns and plotting
the input with respect to the output voltage. Within the
modular SPICE framework, the magnetization dynam-
ics of the circular stochastic nanomagnet is captured by
solving the sLLG equation in the macrospin assumption,
(1 + α2)
dmˆ
dt
= −|γ|mˆ× ~H − α|γ|(mˆ× mˆ× ~H)
+
1
qN
(mˆ× ~IS × mˆ) +
(
α
qN
(mˆ× ~IS)
)
(7a)
where α is the damping coefficient, γ is the electron gy-
romagnetic ratio, N = MsVol./µB is the total number
of Bohr magnetons in the magnet volume, Ms is the sat-
uration magnetization, ~H = ~Hd + ~Hn is the effective
field including the out-of-plane (xˆ directed) demagneti-
zation field ~Hd = −4piMsmxxˆ, as well as the thermally
fluctuating magnetic field due to the three dimensional
uncorrelated thermal noise Hn with zero mean 〈Hn〉 = 0
and standard deviation 〈H2n〉 = 2αkT/|γ|MsV along each
direction, IS = PIC zˆ is the spin current along the MTJ
fixed layer direction (zˆ) where P is the polarization of
the fixed magnet. The model takes this spin-current (IS)
incident to the free layer into account and for the param-
eters we have used, this current does not cause appre-
ciable pinning of the free layer. A time step ∆t = 1 ps
is used for the circuit simulation which implies a noise
bandwidth of ∆f = 1 THz.
5V. SPICE-BASED CIRCUIT MODEL
Fig. 4a shows the full circuit assembled using the
nodes defined in Fig. 3 to mimic the Bayesian network
in Fig. 1a. Fig. 4b shows typical nodal voltages obtained
from a SPICE simulation, whose correlations can either
be calculated in software or measured using an XNOR
gate to multiply them as shown and finding the long term
average with an RC circuit having a time constant  T:
〈C1× C2〉 =
∫ T
0
dt
T
C1(t)C2(t)
These nodal correlations in the circuit can be used to
compute the correlation between causally connected real
world variables. For example the relatedness of differ-
ent family members cited in Fig. 1b were all obtained
in this manner from circuit simulations. Different re-
lationships between C1 and C2 are enforced by using
different CPT’s for their grandparents. For example, if
all grandparents are unrelated, the grandchildren C1 and
C2 would show zero correlation. But if we enforce perfect
correlation between FF1, FF2 and between MF1,MF2
through the corresponding CPT, we effectively make F1
and F2 into siblings with a correlation of 50%. C1 and
C2 then are first cousins with a correlation of 12.5%.If we
further enforce perfect correlation between FM1, FM2
and between MM1, MM2, we also make M1 and M2
into siblings with a correlation of 50%, just like F1 and
F2. C1 and C2 now are double cousins with a correlation
of 25%.
Note that this is an asynchronous circuit with no clocks
of any kind. This is particularly interesting since the cor-
responding PSL simulations require p-bits to be updated
sequentially from parent to child node. In the SPICE
circuit simulation there is no central clock to enforce an
updating sequence, but our results show that the corre-
lations are in good agreement with the PSL results and
with Bayes theorem. However, such an asynchronous op-
eration works only if the interconnect delays, for example
from node FF1 to FF2, are much shorter than the nano-
magnet fluctuations as discussed in Reference8. Since
magnetic fluctuations occur at ∼ns time scales, this con-
dition is naturally satisfied. The slight mismatch of the
Bayes theorem and the PSL model appears to decrease
systematically with increasing sample size (N=1e7 for the
examples shown in Fig. 1b) with the full circuit model
closely following them, but the updating issue in asyn-
chronous operation deserves further study. We have not
considered variations in the thermal barriers or intercon-
nect delays in this paper, which requires further study.
VI. CONCLUSIONS
In summary, we have used SPICE simulations to show
that using existing MRAM technology it should be possi-
ble to build p-circuits that mimic Bayesian networks such
that each stochastic node is represented by a stochastic
p-bit. We show that the ensemble-averaged correlations
between the actual physical variables can be estimated
from the time-averaged correlations between the voltages
at the corresponding nodes which are measured electron-
ically with XNOR logic gates and long time constant RC
circuits, thus requiring no software-based processing of
any kind. Our results could open up a new application
space for Embedded MRAM technology with minimal
modifications.
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